Inheritance in SystemVerilog OOPs:
In short: Inheritance lets one class (the child) reuse the fields and methods of another class (the parent) using the extends keyword. The child gets everything the parent has, can add new members, and can replace a parent method by overriding it. Mark methods virtual so the right version runs when you call through a…
