virtual interface

UVM
How Virtual Interface can be pass using uvm_config_db in the UVM Environment?
ByThe Art of Verification September 2, 2021July 22, 2026
In short: A virtual interface is a handle that lets your class-based UVM code reach a real, static interface connected to the DUT. You pass it in with uvm_config_db#(virtual my_if)::set from the top module, then each component reads it with get in build_phase. This keeps the run-time class world and the static module world connected…
Read More How Virtual Interface can be pass using uvm_config_db in the UVM Environment?
System Verilog
Why do we need a Virtual Interface?
ByThe Art of Verification March 24, 2021July 21, 2026
In short: A virtual interface is a pointer (a handle) to a real, physical interface in SystemVerilog. Testbench classes are created and destroyed at run time (they are dynamic), while an interface with its wires is fixed at elaboration (it is static). A class cannot hold a static interface directly, so it holds a virtual…
Read More Why do we need a Virtual Interface?