ASIC

System Verilog

SystemVerilog Arrays and Queues: Fixed, Dynamic, Associative and Queue
ByThe Art of Verification March 24, 2021November 6, 2026

In short: SystemVerilog has four kinds of unpacked array. A fixed array has a size set when you write the code. A dynamic array gets its size at run time with new[]. An associative array only stores the keys you actually use, which suits sparse data like memory. A queue grows and shrinks at either…

Read More SystemVerilog Arrays and Queues: Fixed, Dynamic, Associative and Queue
System Verilog

Encapsulation
ByThe Art of Verification March 24, 2021October 31, 2026

In short: Encapsulation means keeping a class’s data and the code that changes it together, and controlling who may touch that data from outside. In SystemVerilog you do this with access qualifiers: members are public by default (open to everyone), local limits access to methods of the same class only, and protected works like local…

Read More Encapsulation