constraints

System Verilog
@event Vs wait(event.triggered) in SystemVerilog
ByThe Art of Verification March 24, 2021July 21, 2026
In short: Both @(e) and wait(e.triggered) pause a process until event e fires, but they treat timing differently. @(e) is edge-sensitive: the process must already be blocked on it before the trigger, or it misses the event. wait(e.triggered) is level-sensitive within the current time step: it still catches the event even if the trigger happened…
Read More @event Vs wait(event.triggered) in SystemVerilog
System Verilog
Directed Testing Vs Constraint Random Verification
ByThe Art of Verification March 24, 2021July 20, 2026
In short: Directed testing writes one test per scenario you already know about. Constrained random verification (CRV) lets the simulator generate many legal, varied scenarios from a small set of rules, so it also finds bugs nobody thought to look for. Most real projects use both: CRV first to cover wide ground and catch corner…
Read More Directed Testing Vs Constraint Random Verification