Logic

In short: In SystemVerilog, logic is a 4-state data type (0, 1, X, Z) that replaces the old Verilog reg in most cases. It can be driven by one procedural block or one continuous assignment, so you no longer have to choose between reg and wire for single-driver signals. Use logic for almost every signal…