UVM. System Verilog

In short: Plain SystemVerilog gives you the language features to build a testbench, but you build everything by hand each time. UVM (the Universal Verification Methodology, IEEE 1800.2) adds a ready-made class library and a set of rules for how to put a testbench together. The payoff is reuse, a clean split between tests and…