Skip to content
The Art of Verification Logo
  • Home
  • About
  • BlogExpand
    • System VerilogExpand
      • Static Properties & Methods in SystemVerilog: A Comprehensive Guide
      • @event Vs wait(event.triggered) in SystemVerilog
      • Concept of “This” in System Verilog:
      • Constraint Override in System Verilog:
      • Different Array Types and Queues in System Verilog
      • Directed Testing Vs Constraint Random Verification
      • Enable/Disable specific constraints:
      • Inheritance in SystemVerilog OOPs:
      • Encapsulation:
      • Polymorphism:
      • Flavours of Fork..Join
      • Generate randc behavior from rand variable:
      • Generate the array of unique values without using random and constraints
      • How to generate an array of unique random values
      • Ifdef Vs plusargs:
      • Logic in Systemverilog:
      • Mailbox in System Verilog
      • Master the Power of Plusargs in SystemVerilog: Must-Know Tips
      • Randcase Vs Randsequence in Systemverilog
      • randomize() Vs std::randomize()
      • Semaphore in SystemVerilog:
      • Shallow Copy Vs Deep Copy
      • STATIC and AUTOMATIC Lifetime:
      • Streaming Operator in SystemVerilog(Pack/Unpack):
      • System Verilog rand_mode() and constraint_mode()
      • Virtual Vs Pure Virtual Methods:
      • Weighted Distribution in System Verilog
    • UVMExpand
      • Advantages of UVM over SV
      • Callbacks Vs Factory
      • Clock Monitors in SoC Verification
      • Mastering the SOC Verification Flow: A Comprehensive Guide
      • Concept of UVM Factory
      • Create() Vs new()
      • Typical UVM Testbench Architecture
      • How to build UVM Environment Part – 1
      • How to build UVM Environment Part – 2
      • How to Build UVM Environment Part – 3
      • How to Build UVM Environment Part – 4
      • How to Terminate UVM Test? (UVM Objections)
      • How to handle Interrupt in UVM?
      • How UVM Callback works?
      • How UVM Phasing is triggered?
      • How UVM RAL works?
      • How Virtual Interface can be pass using uvm_config_db in the UVM Environment?
      • M_sequencer Vs P_sequencer
      • Raise/Drop objection Automatically with UVM
      • Reset Testing using Phase Jump in UVM
      • UVM Macros, Messaging and UVM Reporting:
      • UVM Phasing
      • UVM Sequence Arbitration Mechanism
      • UVM Sequencer and Driver Communication:
      • UVM TLM Concepts:
      • uvm_config_db and uvm_resource_db
      • uvm_report_catcher/uvm_error demoter Example
      • Virtual Sequence and Sequencers:
      • Why do we need a Virtual Interface?
    • Functional CoverageExpand
      • Types of Coverage Metrics
      • Functional Coverage Guidelines for Implementers:
      • Functional Coverage Options in System Verilog
    • AssertionsExpand
      • Assertions and Advantages of Assertions
      • Immediate Vs Concurrent Assertions
      • Basic Assertions Examples Part-1
      • Basic Assertions Examples Part-2
      • System Verilog Assertion Binding (SVA Bind)
    • Interview QuestionsExpand
      • System Verilog Interview Questions
      • UVM Interview Questions
      • Understanding with AXI Protocol and Cache Coherency
      • General Questions on Coverage:
      • How to think like a Verification Engineer
  • Books
  • Contact
The Art of Verification Logo

sequencer

UVM

How to Build UVM Environment Part – 3

ByThe Art of Verification May 16, 2021May 16, 2021

AGENTS As mentioned, an agent is a container that instantiates the driver, monitor, and sequencer. Agents can be either active or passive. In active mode, all three components are created, while in passive mode only the monitor is created. Since we have already built the necessary components, creating the agent is simply a matter of…

Read More How to Build UVM Environment Part – 3Continue

UVM

M_sequencer Vs P_sequencer

ByThe Art of Verification March 24, 2021April 12, 2021

M_sequencer: When a sequence is started, it is always associated with a sequencer on which it is started. The m_sequencer handle contains the reference to the sequencer on which sequence is running. Using this handle, the sequence can access any information and other resource handles in the UVM component hierarchy.  P_sequencer and how it is…

Read More M_sequencer Vs P_sequencerContinue

© 2025 The Art of Verification

  • Home
  • About
  • Blog
    • System Verilog
      • Static Properties & Methods in SystemVerilog: A Comprehensive Guide
      • @event Vs wait(event.triggered) in SystemVerilog
      • Concept of “This” in System Verilog:
      • Constraint Override in System Verilog:
      • Different Array Types and Queues in System Verilog
      • Directed Testing Vs Constraint Random Verification
      • Enable/Disable specific constraints:
      • Inheritance in SystemVerilog OOPs:
      • Encapsulation:
      • Polymorphism:
      • Flavours of Fork..Join
      • Generate randc behavior from rand variable:
      • Generate the array of unique values without using random and constraints
      • How to generate an array of unique random values
      • Ifdef Vs plusargs:
      • Logic in Systemverilog:
      • Mailbox in System Verilog
      • Master the Power of Plusargs in SystemVerilog: Must-Know Tips
      • Randcase Vs Randsequence in Systemverilog
      • randomize() Vs std::randomize()
      • Semaphore in SystemVerilog:
      • Shallow Copy Vs Deep Copy
      • STATIC and AUTOMATIC Lifetime:
      • Streaming Operator in SystemVerilog(Pack/Unpack):
      • System Verilog rand_mode() and constraint_mode()
      • Virtual Vs Pure Virtual Methods:
      • Weighted Distribution in System Verilog
    • UVM
      • Advantages of UVM over SV
      • Callbacks Vs Factory
      • Clock Monitors in SoC Verification
      • Mastering the SOC Verification Flow: A Comprehensive Guide
      • Concept of UVM Factory
      • Create() Vs new()
      • Typical UVM Testbench Architecture
      • How to build UVM Environment Part – 1
      • How to build UVM Environment Part – 2
      • How to Build UVM Environment Part – 3
      • How to Build UVM Environment Part – 4
      • How to Terminate UVM Test? (UVM Objections)
      • How to handle Interrupt in UVM?
      • How UVM Callback works?
      • How UVM Phasing is triggered?
      • How UVM RAL works?
      • How Virtual Interface can be pass using uvm_config_db in the UVM Environment?
      • M_sequencer Vs P_sequencer
      • Raise/Drop objection Automatically with UVM
      • Reset Testing using Phase Jump in UVM
      • UVM Macros, Messaging and UVM Reporting:
      • UVM Phasing
      • UVM Sequence Arbitration Mechanism
      • UVM Sequencer and Driver Communication:
      • UVM TLM Concepts:
      • uvm_config_db and uvm_resource_db
      • uvm_report_catcher/uvm_error demoter Example
      • Virtual Sequence and Sequencers:
      • Why do we need a Virtual Interface?
    • Functional Coverage
      • Types of Coverage Metrics
      • Functional Coverage Guidelines for Implementers:
      • Functional Coverage Options in System Verilog
    • Assertions
      • Assertions and Advantages of Assertions
      • Immediate Vs Concurrent Assertions
      • Basic Assertions Examples Part-1
      • Basic Assertions Examples Part-2
      • System Verilog Assertion Binding (SVA Bind)
    • Interview Questions
      • System Verilog Interview Questions
      • UVM Interview Questions
      • Understanding with AXI Protocol and Cache Coherency
      • General Questions on Coverage:
      • How to think like a Verification Engineer
  • Books
  • Contact